ZnO-based thin film transistors ͑TFTs͒ were fabricated on a SiN x /indium tin oxide ͑ITO͒/glass substrate by radio frequency ͑rf͒ magnetron sputtering at 350°C. The transfer characteristics of the fabricated TFT showed a drain current on/off ratio of 10 5 , a field effect mobility of 1.698 cm 2 /Vs, an off current lower than 8 nA, and a threshold voltage of 2.5 V. The stability of the ZnO TFTs was examined under various electrical bias stress conditions. The operation of ZnO TFT was stable at the electrical bias stress ͑−10 ഛ V GS ഛ 10 at V DS = 5, 10 V͒ for stress time of 200 s. However, with increasing bias stress and the duration of the stress, the transfer characteristics of ZnO TFT were degraded, and the devices were physically damaged due to heavy charge accumulation in the ZnO channel layer. ZnO-based thin film transistors ͑TFTs͒ have attracted considerable attention because of their superior material properties including wide bandgap, transparency, and high field effect mobility compared to those of conventional a-Si:H TFTs.
ZnO-based thin film transistors ͑TFTs͒ have attracted considerable attention because of their superior material properties including wide bandgap, transparency, and high field effect mobility compared to those of conventional a-Si:H TFTs. [1] [2] [3] [4] [5] [6] Recent research on optically transparent materials in the channel layers has focused on improvement of field effect mobility and optical transparency to overcome the shortcomings of conventional a-Si:H-based TFTs such as their low field effect mobility and opacity. There is growing interest in replacing the conventional a-Si:H TFTs with transparent semiconductors in order to manufacture invisible display devices. [7] [8] [9] Several groups have focused on ZnO TFTs for application in the area of active matrix liquid crystal displays ͑AMLCD͒.
1,10-12 They have carried out research on various substrates, gate, and gate insulator materials in order to improve the performance of ZnO TFTs. [1] [2] [3] [4] [5] [6] [10] [11] [12] In the case of ZnO-based TFTs, the effect of electrical stress on device performance has not been reported so far, but the assessment of electrical stability of the devices is crucial to determine the quality of devices in AMLCD applications. Tremendous research efforts have been exerted to study the effect of electrical stress on device performance in the case of conventional a-Si:H TFTs. [13] [14] [15] [16] [17] The performance of poststressed ZnO TFTs is similar to that of a-Si:H TFTs. Nevertheless, some significant differences are observed in the poststressed transfer characteristics of ZnO TFTs. In this work, we report on the effect of electrical bias stress on the transfer characteristics and leakage currents of ZnO TFTs fabricated by rf magnetron sputtering on indium tin oxide ͑ITO͒ glass substrates.
Experimental
A commercially available, sintered, undoped ZnO target ͑99.999%, Puretech͒ with a 2-in. diam was used for the sputtering process. The substrate was a Corning 1737 glass coated with 170 nm ITO film. The ITO layer was used as the bottom gate contact for the ZnO-based TFT device. The sputtered ITO film on Corning glass with 170 nm thickness had resistivity of 4.77 ϫ 10 −5 ⍀ cm, carrier concentration of about 1.23 ϫ 10 17 cm −2 , and a mobility of 10.6 cm 2 /Vs. Before depositing the SiN x dielectric layer and ZnO active layer, substrates were ultrasonically degreased by sequential treatment with trichloroethylene, acetone, and methanol for 6 min each and then rinsed with deionized water to remove organic impurities. The gate insulator material was a SiN x film, deposited using a mixture of SiH 4 , NH 3 , and N 2 gas by capacitively coupled plasma-enhanced chemical vapor deposition ͑PECVD͒ by the discharge between the upper electrode ͑8-in.͒ connected to a 13.56-MHz radio frequency ͑rf͒ power supply and the grounded lower electrode at a temperature of 300°C with an rf power of 60 W. The deposition conditions for the gate insulator layer SiN x was SiH 4 /NH 3 /N 2 = 195:35:765 sccm at a working pressure of 1 Torr. Undoped ZnO thin films with a thickness of 200 nm were grown by rf magnetron sputtering at a substrate temperature of 350°C. The magnetron sputtering was carried out in a mixed atmosphere of O 2 and Ar ͑flow rate ratio of 1:3͒ by supplying an rf power of 100 W. Presputtering was maintained for 10 min in order to clean the target surface. The sputtering pressure for the ZnO film was maintained at 4 m Torr. In order to choose the appropriate ZnO as active channel layer, the growth conditions were optimized for undoped ZnO films.
After deposition of the ZnO thin film, source and drain electrodes were patterned using standard photolithography; Ti ͑30 nm͒ and Au ͑50 nm͒ metal layers were then deposited at room temperature by E-beam evaporation and lifted off. The typical schematic structure as well as the channel width and channel length used in the study were 400 and 25 m, respectively, as indicated in Fig. 1a and b. A complete cross-sectional scanning electron microscopy ͑SEM͒ image of the ZnO TFT device structure is shown in Fig. 2 . The thickness of Ti/Au source/drain electrode contact layers, ZnO channel layer, SiN x gate insulator layer, and the ITO gate layer were 80, 200, 180, and 170 nm, respectively. The capacitance-voltage ͑C-V͒ characteristic of the gate insulator layer Ti-Au/SiN x /ITO/glass structure was measured at 1 MHz and the dielectric constant of the SiN x was determined to be 6.0. The current-voltage ͑I-V͒ characteristics and transfer characteristics were measured by means of a semiconductor parameter analyzer ͑HP 4155A͒, before and after applying the electrical stress for a specific time on the ZnO TFTs. The surface morphology of the ZnO films after electrical bias stress effect was examined using a field emission scanning electron microscope in order to determine the extent of surface damage. Figure 3 shows the X-ray diffraction ͑XRD͒ pattern of the ZnO thin film grown at 350°C and the 2 peak corresponding to ͑002͒ was observed at 34.5°, indicating that the ZnO film has a c-axis orientation. This result suggests that this film contains hardly any impurities and the least amount of point defects. Figure 4 shows the typical drain current ͑I D ͒ as a function of source-drain voltage ͑V DS ͒ for a constant gate voltage ͑V GS ͒ ranging from 0 to 8 V for a virgin device. The typical saturation current was 225 nA under a gate bias of 8 V. This device shows hard saturation as shown in Fig. 4 and a positive threshold voltage ͑V TH = +2.5 V͒ as shown in Fig. 5 , demonstrating that the ZnO TFT operates in the enhancement mode ͑normally-off characteristics͒. No evidence of a current-crowding effect was observed at low drain voltages except for the curve at V GS = 6 V, indicating low resistivity in the source and drain contacts. This current crowding effect at V GS = 6 V may be caused due to the nonlinear increase of drain current ͑I D ͒ with the applied drain voltage ͑V DS ͒ at low voltage ͑V DS Ͻ 3 V͒. The field effect mobility in the linear region can be determined using the following expression In order to examine the stability and breakdown behavior of ZnO TFTs under electrical bias stress, the following measurements were carried out. Negative and positive electrical bias stresses were applied to the gate and the drain electrodes of the ZnO TFT using a semiconductor parameter analyzer and the transfer characteristic for the same device was then measured. The electrical bias stress was applied to the ZnO TFTs for 200 s duration and the gate biasing voltage was maintained at +10 and −10 V.
Results and Discussion
The transfer characteristics ͑I D − V GS ͒ were measured before and after electrical stress under various biasing conditions for the ZnO TFTs. Figure 6 shows typical device degradation of the ZnO TFTs after the application of a negative and positive gate bias stress ͑V GS ͒ of 10 and −10 V for drain bias voltage ͑V DS ͒ of 5 and 10 V for stress duration of 200 s. A horizontal shift toward the left indicates that charges are trapped at the interface between SiN x and the ZnO channel layer. After the application of negative gate bias, a recovery of the degraded voltage was observed. This indicates that when a negative gate bias was applied to the TFT devices, trapped charge carriers were re-emitted out of the insulator layer and the threshold voltage was recovered. 16 An upward shift ͑about 3 dec͒ in Fig. 6 clearly shows the leakage current increases with bias stress, indicating that the trapped charges cause the major failure of the ZnO TFTs. This might be attributed to the breaking of the Zn-O bonding through the presence of localized interdiffusion and also the point defects induced by Zn vacancies or O interstitials led to the device failure.
When a positive gate electrical bias was applied, the accumulated charges could induced into the channel layer. After the application of a positive gate bias ͑V GS = +10 V͒, degradation of the threshold voltage occurs but with less pronounced effects. This indicates that the injected charge carriers were trapped by the insulator layer, resulting in a degradation of threshold voltage. This yelectrical bias stress effect on the ZnO TFTs is similar to that of a-Si:H TFTs under moderate biasing conditions. 18 The subthreshold slope and threshold voltage were deteriorated after the application bias stress. The ZnO TFTs became completely degraded under higher biasing voltages and stress durations. This may be attributed to the poor quality of interface between ZnO/SiN x .
In order to identify the effect of the electrical bias stress effect on leakage current, critical drain currents were measured for different gate bias voltages. When a high-stress voltage ͑V GS ഛ −10 V and ജ10 V͒ was applied for a duration of Ͼ200 s, the electric field near the drain was sufficiently large for accumulated electrons to tunnel through the drain/channel junction. Moreover, the accumulated electrons close to the interface of ZnO and SiN x were trapped by the interface traps at the surface. The trapped charges need high activation energy for detrapping so that it remains trapped in normal operating condition. The trapped charges partially screen the applied electric field so that the effective applied gate voltage is smaller when trapped charges exist at the interface of ZnO and SiN x . When a low electrical bias stress was applied to the device, it was able to withstand such a stress biasing condition. However, when the magnitude of electrical bias stress as well as the duration of stressing time was increased further, the device was degraded due to the heavier accumulation of charge carriers at the channel layer. For example, under conditions of a high electrical bias stress ͑−15 ഛ V GS ഛ 15 V͒ and a longer duration of about 1000 s, the electric bias stress was sufficiently large and the charge carriers could tunnel through the drain/channel layer and the subthreshold swing of the stressed ZnO TFTs device was almost destroyed. Concurrently, the leakage current increased, resulting in a very low drain current on/ off ratio ͑10
2 ͒ compared to that of the virgin device ͑10 5 ͒, as shown in Fig. 6 . As a result of this heavy tunneling of charge carriers, the drain electrode pad was peeled off and heavy microcracks were observed as shown in Fig. 7a and b .
There are many factors that may influence device degradation under an electrical bias stress. 13 The electrical bias stress can also generate many new bulk traps both at the ZnO/SiN x interface and in the SiN x bulk film and these traps can be responsible for the damage. If the electrical bias stress was sufficiently high, FowlerNordheim tunneling or the hot carrier injection of electrons occurs into the conduction band of the gate insulator layer, resulting in the degradation of the gate insulator layer and breakdown. 19, 20 Hence, it is of interest to calculate the trap state density of the ZnO TFT. The effective trap state density N t in the active ZnO layer and the ZnO-SiN x interface can be estimated from the following relationship by neglecting the depletion capacitance 21, 22 in the active layer
where S is the subthreshold slope ͑S = ‫ץ‬V G /‫ץ‬I D ͉ VD ͒, q is the charge of an electron, k B the Boltzman constant, T temperature, and C SiN x the capacitance per unit area of the gate dielectric layer of SiN x . From the C-V measurements, the value of C SiN x was found to be 1.2 ϫ 10 −11 F/m 2 , and the lowest value of the subthreshold swing S = ‫ץ‬V G /‫ץ‬I D before and after applying electric stress was 3.82 and 4.75 V/dec, respectively. Using these experimental data, the trap state density for before and after applying electric stress was determined to be 4.79 ϫ 10 10 and 5.96 ϫ 10 10 cm −2 , respectively, from the above relationship. The trap density measured in the present study was lower by 1 order of magnitude than that of a-Si:H TFTs. 10, 11 However, the ZnO TFTs prepared here were easily degraded compared to a-Si:H TFTs at the higher electrical bias stress. This result suggests that the quality of the SiN x insulator layer as well as ZnO films should be further improved to achieve stable performance of ZnO TFTs under the electrical bias stress conditions. 
